29 917
modifications
Modifications
Sauter à la navigation
Sauter à la recherche
Ligne 144 :
Ligne 144 : + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
→Spécifications WiFi
|-
|-
| ||MCS7 ||12 ||+/- 1.5 ||dBm
| ||MCS7 ||12 ||+/- 1.5 ||dBm
|}
=== Caractéristiques I/O ===
These specifications are based on the STM32F205RG datasheet, with reference to Photon pin nomenclature.
{| class="wikitable" border="1"
| align="center" style="background:#f0f0f0;"|'''Parameter'''
| align="center" style="background:#f0f0f0;"|'''Symbol'''
| align="center" style="background:#f0f0f0;"|'''Conditions'''
| align="center" style="background:#f0f0f0;"|'''Min'''
| align="center" style="background:#f0f0f0;"|'''Typ'''
| align="center" style="background:#f0f0f0;"|'''Max'''
| align="center" style="background:#f0f0f0;"|'''Unit'''
|-
| Standard I/O input low level voltage ||VIL ||||-0.3 ||||0.28*(V3V3-2)+0.8 ||V
|-
| I/O FT[1] input low level voltage ||VIL ||||-0.3 ||||0.32*(V3V3-2)+0.75 ||V
|-
| Standard I/O input high level voltage ||VIH ||||0.41*(V3V3-2)+1.3 ||||V3V3+0.3 ||V
|-
| I/O FT[1] input high level voltage ||VIH ||V3V3 > 2V ||0.42*(V3V3-2)+1 ||||5.5 ||V
|-
| ||VIH ||V3V3 ≤ 2V ||0.42*(V3V3-2)+1 ||||5.2 ||V
|-
| Standard I/O Schmitt trigger voltage hysteresis[2] ||Vhys ||||200 ||||||mV
|-
| I/O FT Schmitt trigger voltage hysteresis[2] ||Vhys ||||5% V3V3[3] ||||||mV
|-
| Input leakage current[4] ||Ilkg ||GND ≤ Vio ≤ V3V3 GPIOs ||||||±1 ||µA
|-
| Input leakage current[4] ||Ilkg ||RPU ||Vio = 5V, I/O FT ||||3 ||µA
|-
| Weak pull-up equivalent resistor[5] ||RPU ||Vio = GND ||30 ||40 ||50 ||k Ω
|-
| Weak pull-down equivalent resistor[5] ||RPD ||Vio = V3V3 ||30 ||40 ||50 ||k Ω
|-
| I/O pin capacitance ||CIO ||||||5 ||||pF
|}
|}
{{Spark-Photon-Materiel-TRAILER}}
{{Spark-Photon-Materiel-TRAILER}}