29 917
modifications
Modifications
Sauter à la navigation
Sauter à la recherche
Ligne 182 :
Ligne 182 : + + + + + + + + + + + +
→Caractéristiques I/O
| I/O pin capacitance ||CIO ||||||5 ||||pF
| I/O pin capacitance ||CIO ||||||5 ||||pF
|}
|}
{{underline|Notes:}}
[1] FT = Five-volt tolerant. In order to sustain a voltage higher than V3V3+0.3 the internal pull-up/pull-down resistors must be disabled.
[2] Hysteresis voltage between Schmitt trigger switching levels. Based on characterization, not tested in production.
[3] With a minimum of 100mV.
[4] Leakage could be higher than max. if negative current is injected on adjacent pins.
[5] Pull-up and pull-down resistors are designed with a true resistance in series with switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimum (~10% order).
{{Spark-Photon-Materiel-TRAILER}}
{{Spark-Photon-Materiel-TRAILER}}